1. Write behavioral Verilog code of 4-bit shift register with the functionalities: parallel load (select ==00), shift left (select ==01),shift right (select ==10), and no shift (select ==11). Consider serial

input to be 0 in both shifts. Use two select line inputs. (State Machine is not needed)